- Recent Posts
Recent
CategoriesCategories
ArchivesArchive
- June 2013
- May 2013
- April 2013
- March 2013
- February 2013
- January 2013
- December 2012
- November 2012
- October 2012
- September 2012
- August 2012
- July 2012
- June 2012
- May 2012
- April 2012
- March 2012
- February 2012
- January 2012
- December 2011
- November 2011
- October 2011
- September 2011
- August 2011
- May 2011
- April 2011
- March 2011
- February 2011
- January 2011
- December 2010
- October 2010
- September 2010
- August 2010
-
Stay Connected
IEEE-SA News- IEEE-SA - IEEE 1149.1™-2013 Designed to Slash Electronics Industry Costs by Allowing Test Re-Use Throughout Integrated Circuit Lifecycle
- IEEE-SA - IEEE Interoperability Standard Now Available to Facilitate Deployment of Ethernet Passive Optical Networks
- IEEE-SA - European Patent Office and IEEE Standards Association Announce Renewed Co-operation
Revised IEEE 1800™ Standard Specifying SystemVerilog Approved
The IEEE Standards Association (IEEE-SA) Standards Board has approved IEEE 1800™-2012 “SystemVerilog—Unified Hardware Design, Specification and Verification Language.” The revised standard is intended to enhance and improve the efficiency of electronic-system design and verification. IEEE 1800-2012 is now available at no charge via the IEEE GET Program, which grants the public free access to view and download certain current individual standards. To view and download, visit the IEEE 1800-2012 GET Program Web page.
The revised version of IEEE 1800, developed under the IEEE Computer Society’s Design Automation Standards Committee (DASC), encompasses more than 30 enhancements, notably the removal of the restriction to non-blocking assignments to class properties and the addition of multiple class interface inheritance. In addition, constraints can now be specified as “soft,” and typed new constructors can be used, facilitating fewer lines of self-documenting code.
IEEE 1800 specifies SystemVerilog, the high-level design language used in the implementation and verification of electronic systems. The standard permits the use of a unified language for abstract and detailed specification of the design, specification of assertions, coverage and testbench verification based on manual or automatic methodologies. SystemVerilog offers application programming interfaces (APIs) for coverage and assertions, and a direct programming interface (DPI) to access proprietary functionality. SystemVerilog offers methods that allow designers to continue to use present design languages when necessary to leverage existing designs and intellectual property. Ultimately, IEEE 1800 is designed to help engineers reduce costly mistakes and improve time to market for in-demand products. In crafting IEEE 1800-2012, the third revision since the standard’s original publication in 2005, the members of the IEEE 1800 SystemVerilog Language Working Group collaborated to further refine the standard and gain consensus to make the necessary revisions.
For more information, visit the IEEE 1800 SystemVerilog Language Working Group Web page.